Browsing by Author "Nagel, J."

Now showing items 1-2 of 2

A 0.5 V 2.5 uW/MHz Microcontroller with Analog-Assisted Adaptive Body Bias PVT Compensation with 3.13nW/kB SRAM Retention in 55nm Deeply-Depleted Channel CMOS

Pons, M.; MÃ¼ller, C. T.; Ruffieux, D.; Nagel, J.; Emery, S.; Burg, A.; Tanahashi, S.; Tanaka, Y.; Takeuchi, A. (2019)

Microcontroller systems operating at low supply voltage in near or sub-threshold regime suffer both from increased effects of PVT (Process, Voltage, Temperature) variation and from a larger share of leakage on overall power ...
Energy-Autonomous MCU Operating in sub-VT Regime with Tightly-Integrated Energy-Harvester : A SoC for IoT smart nodes containing a MCU with minimum-energy point of 2.9pJ/cycle and a harvester with output power range from sub-ÂµW to 4.32mW

Deng, J.; Nagel, J.; Zahnd, L.; Pons, M.; Ruffieux, D.; Arm, C.; Persechini, P.; Emery, S. (2019)

We describe a SoC achieving zero-net-energy operation by using energy harvesting and sub-threshold design. It consists of a microcontroller for data acquisition, data processing, and communication and an energy harvester ...