Show simple item record

dc.contributor.authorSeif, J. P.
dc.contributor.authorMenda, D.
dc.contributor.authorDescoeudres, A.
dc.contributor.authorBarraud, L.
dc.contributor.authorOzdemir, O.
dc.contributor.authorBallif, C.
dc.contributor.authoret al.
dc.date.accessioned2021-12-09T13:14:56Z
dc.date.available2021-12-09T13:14:56Z
dc.date.issued2016
dc.identifier.citationJournal of Applied Physics, vol. 120 (5), p. 7, Aug 2016.
dc.identifier.urihttps://yoda.csem.ch/handle/20.500.12839/95
dc.description.abstractAmorphous/crystalline silicon interfaces feature considerably larger valence than conduction band offsets. In this article, we analyze the impact of such band offset asymmetry on the performance of silicon heterojunction solar cells. To this end, we use silicon suboxides as passivation layers-inserted between substrate and (front or rear) contacts-since such layers enable intentionally exacerbated band-offset asymmetry. Investigating all topologically possible passivation layer permutations and focussing on light and dark current-voltage characteristics, we confirm that to avoid fill factor losses, wider-bandgap silicon oxide films (of at least several nanometer thin) should be avoided in hole-collecting contacts. As a consequence, device implementation of such films as window layers-without degraded carrier collection-demands electron collection at the front and hole collection at the rear. Furthermore, at elevated operating temperatures, once possible carrier transport barriers are overcome by thermionic (field) emission, the device performance is mainly dictated by the passivation of its surfaces. In this context, compared to the standard amorphous silicon layers, the wide-bandgap oxide layers applied here passivate remarkably better at these temperatures, which may represent an additional benefit under practical operation conditions. Published by AIP Publishing.
dc.subjecthole-selective contacts, temperature-dependence, intrinsic layer, efficiency, oxygen, nitrogen, impurity, Physics
dc.titleAsymmetric band offsets in silicon heterojunction solar cells: Impact on device performance
dc.typeJournal Article
dc.type.csemdivisionsDiv-V
dc.type.csemresearchareasPV & Solar Buildings
dc.identifier.doihttps://doi.org/10.1063/1.4959988


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

  • Research Publications
    The “Research Publications” collection provides bibliographic information for scientific papers including conference proceedings and presentations.

Show simple item record