A 32-kHz Bandwidth Reconfigurable Delta Sigma ADC providing up to 13 ENOB
dc.contributor.author | CSEM, ASICs for the edge | |
dc.date.accessioned | 2024-05-15T13:11:54Z | |
dc.date.available | 2024-05-15T13:11:54Z | |
dc.date.issued | 2021-11 | |
dc.description.abstract | A solution including an input buffer with programmable gain, followed by a Delta Sigma Modulator (DSM) and a Decimation filter is provided. Additionally, the voltage reference buffers, the current generation and DC bias generators are integrated within this solution. | |
dc.identifier.citation | CSEM technical factsheet M11.21 | |
dc.identifier.uri | https://hdl.handle.net/20.500.12839/1391 | |
dc.language.iso | en | |
dc.rights | CC0 1.0 Universal | * |
dc.rights.uri | http://creativecommons.org/publicdomain/zero/1.0/ | * |
dc.title | A 32-kHz Bandwidth Reconfigurable Delta Sigma ADC providing up to 13 ENOB | |
dc.type | Technical Factsheet | |
dc.type.csemdivisions | BU-M | |
dc.type.csemresearchareas | ASICs for the Edge |