

Low-power RISC-V subsystems


icyflex-V



CSEM has a long experience designing RISC-V system-on-chips based on the open instruction set architecture (ISA) defined by the RISC-V foundation which is supported by standard state-of-the-art development tools (both open-source and proprietary).

Many core options are possible and easily interchangeable, ranging from proprietary (icyflex-V) to open-source (e.g. OpenHW core-v) covering needs from ultra-low power micro-controllers (well suited for IoT, wearables and mixed signal applications) to higher-performance systems for example for vision applications.

System integration (interconnect and standard peripherals) but also the software infrastructure (e.g. real-time operating system) can be reused for fast turnkey solutions and can of course be customized to your application.



About

CSEM is member of the [RISC-V foundation](http://www.riscv.org) (www.riscv.org) and OpenHW, and provider of RISC-V hardware components.

